Ready/Busy status is indicated using bit 7 of the status register. If bit 7 is a 1, then the device is
not busy and is ready to accept the next command. If bit 7 is a 0, then the device is in a busy
state. The user can continuously poll bit 7 of the status register by stopping SCK at a low level
once bit 7 has been output. The status of bit 7 will continue to be output on the SO pin, and once
the device is no longer busy, the state of SO will change from 0 to 1. There are eight operations
which can cause the device to be in a busy state: Main Memory Page to Buffer Transfer, Main
Memory Page to Buffer Compare, Buffer to Main Memory Page Program with Built-in Erase,
Buffer to Main Memory Page Program without Built-in Erase, Page Erase, Block Erase, Main
Memory Page Program, and Auto Page Rewrite.
The result of the most recent Main Memory Page to Buffer Compare operation is indicated using
bit 6 of the status register. If bit 6 is a 0, then the data in the main memory page matches the
data in the buffer. If bit 6 is a 1, then at least one bit of the data in the main memory page does
not match the data in the buffer.
The device density is indicated using bits 5, 4, 3 and 2 of the status register. For the
AT45DB041B, the four bits are 0, 1, 1 and 1. The decimal value of these four binary bits does
not equate to the device density; the four bits represent a combinational code relating to differing
densities of Serial DataFlash devices, allowing a total of sixteen different density configurations.
out Built-in Erase command to be utilized to reduce programming times when writing
large amounts of data to the device. To perform a Block Erase, an opcode of 50H must be
loaded into the device, followed by four reserved bits, eight address bits (PA10 - PA3), and 12
don’t care bits.
The eight address bits are used to specify which block of eight pages is to be
erased. When a low-to-high transition occurs on the CS pin, the part will erase the selected
block of eight pages to 1s. The erase operation is internally self-timed and should take place in a
maximum time of tBE. During this time, the status register will indicate that the part is busy.
Additional Commands
Main Memory Page to Buffer Transfer
A page of data can be transferred from the main memory to either buffer 1 or buffer 2. To start
the operation, an 8-bit opcode, 53H for buffer 1 and 55H for buffer 2, must be followed by the
four reserved bits, 11 address bits (PA10 - PA0) which specify the page in main memory that is
to be transferred, and nine don’t care bits. The CS pin must be low while toggling the SCK pin to
load the opcode, the address bits, and the don’t care bits from the SI pin. The transfer of the
page of data from the main memory to the buffer will begin when the CS pin transitions from a
low to a high state. During the transfer of a page of data (tXFR), the status register can be read to
determine whether the transfer has been completed or not.
集团事业部深圳市天吉芯技术开发有限公司是一家从事消费类产品设计、集成电路推广销售,及方案开发的高科技企业,代理、分销**电子元件(MCU,音频IC--功放IC,耳放IC,DAC-ADC-CODEC,视频处理IC,电源IC,运放IC,MOS等功能的集成IC), 与各大原厂和代理商都保持着密切的合作关系(TI,ADI,NXP,ST, 闽台立錡,新唐,禾润,智浦欣,茂田MOS)13265447518(郑主管VX同号)。致力于打造一个能为电子成品生产厂家提供的供应平台,积累多年的水平、扎实基础及业界信誉得以快速和健康的发展。 公司所涉及的产品广泛应用于蓝牙音响、拉杆音箱、迷你音箱、多媒体音响、Soundbar 音响、耳机放大、便携式收音机、 PDA 、电视机、 儿童故事机、玩具、礼品等产业 。;集团*二事业部深圳市天智芯技术开发有限公司从事MCU智能产品,5.8G/2.4G无线音频传输方案,无线灯控方案,从进口ST的32位和8位MCU的方案开发,到国产的32位和8位MCU的产品软硬件开发,的无线音频传输方案客制化开发,2.4G,蓝牙,Wifi,433,AI语音识别等无线智能控制单元产品。涉猎产品领域:家庭影院,无线乐器传输, 智能家居控制单元,智能灯控等诸多成熟的项目。 13265447518(郑主管VX同号)深圳市天吉芯技术开发有限公司多年秉承诚拙守信、合作双赢的理念。通过不懈努力和不断的创新总结,造较好的服务于既有客户和对市场快速的适应能力,供应渠道的不断开拓与管理体系乐器音频无线传输,2.4G吉他无线传输,2.4G乐器收发模块,5.8G吉他收发器,5.8G乐器音频无线传输,2.4G无线音频。HiFi,ADC DAC DSP 。